The RYLR498 transceiver module features the LoRa® long-range modem that provides ultra-long range spread spectrum communication and high interference immunity whilst minimizing current consumption.
Title | Date | Download |
---|---|---|
Datasheet - RYLR498_EN | Nov 18 2024 | Download |
AT Command Manual -LoRa_AT_Command_RYLR998_RYLR498_EN | Nov 17 2024 | Download |
Application Notes - REYAX_LoRa_Mesh_Application_EN | Nov 17 2024 | Download |
Nov 18 2024 | Download |
Item | Min. | Typical | Max. | Unit | Condition |
---|---|---|---|---|---|
VDD Power Supply | 2.3 | 3.3 | 3.6 | V | VDD |
RF Output Power Range | 0 | 22 | dBm | ||
Filter insertion loss | 1 | 2 | 3 | dB | |
RF Sensitivity | -129 | dBm | |||
RF Input Level | 10 | dBm | |||
Frequency Range | 390 | 490 | 525 | MHz | |
Frequency Accuracy | ±10 | ppm | |||
Transmit Mode Current | 140 | mA | RFOP = +22 dBm | ||
Receive Mode Current | 17.5 | mA | @VDD=+3.3V | ||
Sleep mode Current | 10 | uA |
AT+MODE=1 @VDD=+3.3V |
||
Smart receiving power saving mode average current | 0.06 | 2.65 | 5.5 | mA |
2.65mA @AT+MODE=2,1000,1000 If you need lower current consumption, you can adjust the AT+MODE=2 time duty. |
Baud rate | 300 | 115200 | 115200 | bps | 8, N, 1 |
Digital Input Level High | 0.7*VDD | VDD | V | VIH | |
Digital Input Level Low | 0 | 0.3*VDD | V | VIL | |
Digital Output Level High | 0.9 | VDD | V | VOH | |
Digital Output Level Low | 0.1 | V | VOL | ||
Cycling (erase / write)
Flash data memory |
200 | K | Cycles | ||
Weight | 2 | g | |||
Operating Temperature | -40 | 25 | +85 | ?C |
Download
Language/Technology | IDE/Compiler | Type | OS | Download |
---|---|---|---|---|
Download |
Name | Part# | Type |
---|---|---|
DC Power Line Communication (PLC) Reference Design | 24VDCPLCEVM | Evaluation Modules & Boards |
Three Phase BLDC & PMSM Motor Kit with DRV8301 and Piccolo MCU | DRV8301-HC-C2-KIT | Evaluation Modules & Boards |